Skip to content
Snippets Groups Projects
Commit 26668067 authored by Vipin Thomas's avatar Vipin Thomas
Browse files

Update README.md

parent 8a89ea11
No related branches found
No related tags found
No related merge requests found
# Embedded Security Project Proposal
Template used **Stanfordpython project proposal template**
1. clone the project
2. load vitis settings.sh file and run make clean && make
3. open the RTL file in vivado and connect the pins as mentioned in the stenganography.pdf (optional: make necessary clock frequency changes)
4. (optional load Vivado settings.sh file) make
5. Use Test bench files to do the debugging and add changes before synthesizing new overlay.
6. Use the given Jupyter notebook to test your iP.
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment