Skip to content
GitLab
Explore
Sign in
Explore
Projects
Explore projects
All
Most starred
Trending
Verilog
Any
Batchfile
BibTeX
C
C#
C++
CMake
CSS
Dockerfile
HTML
Java
JavaScript
Jupyter Notebook
Makefile
PHP
PowerShell
Python
R
SCSS
Shell
Tcl
TeX
TypeScript
VHDL
Verilog
Vue
Oldest created
Sort by
Updated date
Last created
Name
Name, descending
Most stars
Oldest updated
Oldest created
Hide archived projects
Show archived projects
Show archived projects only
D
Sanu Antoo /
Digital_Lock_system
0
Updated
Jul 19, 2022
0
0
0
0
Updated
Jul 19, 2022
T
Venkat Vadlamudi /
Traffic control using FPGA
0
Updated
Jul 20, 2022
0
0
0
0
Updated
Jul 20, 2022
F
Nadeesh Wannakuwaththa Waduge /
FPGA - Blackjack Tic Tac Toe on Boolean
0
Updated
Jul 20, 2022
0
0
0
0
Updated
Jul 20, 2022
F
Huthaifa Jad Allah /
FPGA_Project
0
Updated
Jul 20, 2022
0
0
1
0
Updated
Jul 20, 2022
I
Amer Al Shawabkeh /
Intercom Call Nurse system
0
Updated
Jul 20, 2022
0
0
0
0
Updated
Jul 20, 2022
V
Abdelfattah Ali /
Vending Machine
0
Updated
Jul 24, 2022
0
0
0
0
Updated
Jul 24, 2022
V
peihsun /
vending_machine
0
Updated
Jun 05, 2023
0
0
0
0
Updated
Jun 05, 2023
Prev