Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Sabyasachi Mondal
FPGA_final_project
Commits
cf27e260
Commit
cf27e260
authored
May 20, 2021
by
Sabyasachi Mondal
Browse files
Update README.md
parent
d0e76672
Changes
1
Hide whitespace changes
Inline
Side-by-side
README.md
View file @
cf27e260
...
...
@@ -54,6 +54,7 @@ Specialized Constructs : https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc
Database in FPGA : https://dspace.mit.edu/bitstream/handle/1721.1/91829/894228451-MIT.pdf?sequence=2&isAllowed=y
Database in FPGA : https://www.xilinx.com/publications/events/developer-forum/2018-frankfurt/accelerating-databases-with-fpgas.pdf
Database in FPGA : https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_process.html#djn1584047476918
Vitis Examples : https://github.com/Xilinx/Vitis_Accel_Examples/blob/master/cpp_kernels/README.md
##### Future topics
A great resource for 32x32 image dataset: http://chaladze.com/l5/
Book to jumstart or serve as refresher: Programming Machine Learning (Perrotta, Paolo) [ISBN: , 9781680507720]
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment