Commit a0d8c485 authored by Sabyasachi Mondal's avatar Sabyasachi Mondal
Browse files


parent 53bc287a
......@@ -16,7 +16,7 @@ If we know we will be doing a matrix addition for 2 4x4 array we can simply impl
In this case we are going to use the FPGA to implement a processing unit in hardware from High Level C code that will be able to compute :
1. *The weight matrix of a neural network* [Future Application to develop a hardware optimized neural network]
2. *Finfing the nonce in Ethereum* [Future Application to find out if encoding is faster in FPGA]
2. *Hash puzzle solving in Ethereum* [Future application finding Nonce]
3. *2D matrix operation* [Future application to explore accelaration in a FIR filter]
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment