Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Sabyasachi Mondal
FPGA_final_project
Commits
9427411b
Commit
9427411b
authored
May 19, 2021
by
Sabyasachi Mondal
Browse files
Update README.md
parent
b0d378fb
Changes
1
Hide whitespace changes
Inline
Side-by-side
README.md
View file @
9427411b
...
...
@@ -47,18 +47,19 @@ The Tasks and maximum estimated time:
8.
Drafting the report and Analysis :
*4 hrs*
# Resources used and Future thesis topics
A great resource for 32x32 image dataset: http://chaladze.com/l5/
Book to jumstart or serve as refresher: Programming Machine Learning (Perrotta, Paolo) [ISBN: , 9781680507720]
Hardware based Neural networks : https://users.ece.cmu.edu/~pgrover/teaching/files/NeuromorphicComputing.pdf
https://www.amiq.com/consulting/2018/12/14/how-to-implement-a-convolutional-neural-network-using-high-level-synthesis/
https://wiki.nus.edu.sg/display/ee4218/Hardware+Implementation+Flow
# Resources used and Future project topics
##### Resources used
Operation with stream: https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_stream_library.html#ivv1539734234667__ad398476
Specialized Constructs : https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/special_graph_constructs.html?hl=template
Database in FPGA : https://dspace.mit.edu/bitstream/handle/1721.1/91829/894228451-MIT.pdf?sequence=2&isAllowed=y
Database in FPGA : https://www.xilinx.com/publications/events/developer-forum/2018-frankfurt/accelerating-databases-with-fpgas.pdf
Database in FPGA : https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_process.html#djn1584047476918
##### Future topics
A great resource for 32x32 image dataset: http://chaladze.com/l5/
Book to jumstart or serve as refresher: Programming Machine Learning (Perrotta, Paolo) [ISBN: , 9781680507720]
Hardware based Neural networks : https://users.ece.cmu.edu/~pgrover/teaching/files/NeuromorphicComputing.pdf
https://www.amiq.com/consulting/2018/12/14/how-to-implement-a-convolutional-neural-network-using-high-level-synthesis/
https://wiki.nus.edu.sg/display/ee4218/Hardware+Implementation+Flow
# Errors and Issues encountered
[BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment