Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Sabyasachi Mondal
FPGA_final_project
Commits
118a9dfa
Commit
118a9dfa
authored
Jun 27, 2021
by
Sabyasachi Mondal
Browse files
Update README.md
parent
cf66df38
Changes
1
Show whitespace changes
Inline
Side-by-side
README.md
View file @
118a9dfa
...
...
@@ -61,6 +61,12 @@ We use two blocks to process the streams but that doesnot mean we use one thread
## Instructions to run
Simply clone the repository in a Pynq Z2 board and run the file "Hyperspectral_Image_Filter_FPGA_CPU_comparison.ipynb" line by line.
We should ensure the design.bit , design.hwh and design.tcl are present in the same folder as the above Jupyternotebook.
There is also a sample image lakemead_2004.jpg we may use as input to check the output of our IP.
We can also use the edge_filter.cpp file for creating an IP and generating a bitstream by designing the block diagram as shown in BlockDiagram.JPG
The code should generate a output file that highlights the rough edges of the image for example contours / hills.
## What we achieved and the caveat :
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment